|
ADVANCED UNIVERSAL FPGA
TRANER (VVSM - 09) |
| |
 40 MHZ ADC INTERFACE
BOARD (VVSM-09#1) |
| Piggy
Backs (Daughter board) |
| USB
TO JTAG ADAPTER |
|
|
|
The universal FPGA
trainer consist of a main board with many peripheral like
USB,Ethernet, Serial ports, Parallel Port, VGA port, Graphics LCD,
Switches, LED, ADC & DAC etc.
This motherboard has 4
Nos of high speed connectors for plugging the daughter boards,
whichcontains the FPGA of any manufacturers. Separate 2 Nos of 100
pin high speed connectorsprovided for hardware expansion as piggy
back boards. |
|
Features
:
|
|
Industry
standard interconnection
|
|
 10
/ 100 Mbps Ethernet
|
|
USB
2.0 host peripheral |
|
Two
RS232 ports
|
|
One
connected at 9 pin D connector and another one connected at 5 pin
connector.
|
|
Memory
Sub system
|
|
8
MB × 16 Bit SDRAM
|
|
|
32
MB × 16 Bit DDRRAM
|
|
4MB
× 16 bit flash EEPROM
|
|
256KB
I2C EEPROM
|
|
Additional
Features
|
|
| One
240 ×128 graphics LCD |
|
16
dip switches & discrete LED’s
|
|
4
digit 7 segment LED Display
|
|
4
× 4 matrix keyboard
|
|
One
VGA Port at 15 pin D connector
|
|
One
Parallel Port at 25 pin D connector for printer connection
|
|
One
PS2 connector for keyboard and mouse.
|
| Reset
Switch |
| I2C
Real time Clock |
|
One
piezo buzzer
|
|
One
5V relay
|
|
2
kg stepper motor interface
|
|
Analog
Input & Output
|
|
2MSPS
SPI ADC (12 Channel)
|
|
800
ns SPI DAC ( 2 Channel) |
|
Temperature
sensor interface
|
|
One
16 bit stereo CODEC
|
| JTAG
configuration |
|
2
Nos of 100 pin high speed connectors provided for hardware
expansion can be
|
|
used as hardware bus.
|
|
Multiplayer
board for superior signal integrity
|
|
54
I/O pins terminated at 3 Nos of 20 pin FRC connector for external
interfacing.
|
|
USB
Host and Peripheral Interfacing
|
|
USB host and peripheral
Implementation through Cypress CY67300 device.
|
|
One
USB peripheral port at full speed (12 Mbps)
|
|
2
Host USB ports for connecting to USB Peripheral (Printers/Keyboard
/Camera etc / Pen Drive for any other USB Peripheral)
|
|
Full
driver software provided to the pen drive.
|
|
One
IDE Connector for interfacing hard disk
|
|
Full
Driver software for HDD
|
|
40 MHZ ADC INTERFACE
BOARD (VVSM-09#1)
[TOC] |
|
Add-on
Card for Advance FPGA Trainer (VVSM-09)
|
| ADC |
|
|
2 Channel, single ended Analog voltage
|
|
Sampling
rate is 40 MSPS
|
|
Resolution
: 12 Bits
|
|
The
input signal can be given either through a low frequency
differential ADC driver or a high frequency driver transformers.
|
|
The
input signals are terminated at SMA connectors.
|
| DAC |
|
2 Channel
current output DAC
|
|
|
Resolution :
14 bitsz
|
|
125 MSPS
update time
|
|
Settling
time : 30 ns
|
|
Output range
: -2.5V to +2.5V
|
|
DAC outputs
are terminated at SMA connectors
|
| |
|
|
|
